Abshocf-Power supply noise (PSN) coupling represents
I. INTRODUCTION HE precision achievable with respect to temperature,
T process, and supply of a voltage reference is very critical to the performance of many analog and RF circuits. Voltage references that deviate fiom their expected DC values can produce undesirable effects such as bit errors in analog-todigital converters, non-linearity in RF mixers and low-noise amplifiers (LNA) [4] .
Circuit design techniques have been developed to provide nearly zero or small DC variations with respect to each of the three error generating factors: temperature, process, and supply. For, example, a bandgap reference is employed to produce a reference with a theoretically zero temperature coefficient (TC) [I] . Where a bandgap reference cannot be used, circuits that are proportional to absolute temperame (PTAT) are used instead. PTAT references provide a reference where the variation with respect to temperature is well characterized. In order to reduce the effects of process variations, transistors with large areas are used to provide better matching. For added precision, post-processing steps, such as laser trimming, may be incorporated into the fabrication of the fmal chip. As will be shown, at low frequencies references are relatively independent of power supply variations. However, high frequency noise can more easily couple into the circuits seriously degrading signal integrity [2] .
In modem system-on-a-chip (SoC) designs, radio-frequency (TW), analog, and digital circuits reside in a common package. In order to reduce the coupling of digital switching noise (WdT noise) onto the analog power supply, separate power supply planes are used for analog and digital circuits. By decoupling the two, switching noise coupling is further reduced. The RF and analog portions of the chip however, may still share a common supply. High kequency noise components from RF circuits can couple onto the analog power supply. Voltage references, which share the same supply, can be greatly effected by these high frequency noise sources.
With continued scaling of supply voltages and increased integration, PSN becomes a major design concern for reference circuits [I] , [3] . Based on a standard voltage reference circuit, this paper provides an in depth analysis of PSN coupling. The voltage reference is described in Section II. In Section 111, a theoretical expression modeling supply noise rejection is derived. Section IV compares how supply noise scales across different CMOS process technologies.
CIRCUIT DESCKIPTTON
The circuit shown in Fig. 1 can be used as either a PTAT voltage or current reference [4] . A current reference would he created if R2 is removed. For the purpose of analyzing PSN coupling however, this circuit will be treated as a voltage reference.
The current produced by MI, in branch 1, is mirrored to both branch 2 and branch 3. Branch 2 is the middle branch and 3 is the right most branch. Transistors &, Ma, and M8 are identical in size, producing equal currents in all three branches. Resistor RI produces VGs,, which sets the current in branch 1 and branch 2. Equation 1 shows that theoretically VGSI is completely independent of VDD, but still a function of process parameters. Process variations will be neglected in this analysis. Finally, Vmr is created by mirroring the same current to branch 3, and dropping it across a resistor, E. Since the current in branch 3 is equivalent to the current in branch 2, (I) and (2) can he combined to produce the result obtained in (3) . As a fust order approximation this result suggests that variations in VoD will not effect the reference voltage.
Further analysis however, will show that low and high frequency noise components can couple from external sources through VDD and onto VEF. An approximate model of the expected PSN coupling is derived in the following section.
n1. NOISE COWLING MODEL

A. Derivation of Model
The purpose of developing a model for this reference is to extract the transistor parameters that have the greatest effect on noise coupling. Knowledge of the most critical transistor parameters would allow a circuit designer to make the necessiuy tradeoffs for optimal PSN rejection.
In order to develop a model of the noise coupled from the power supply to !IREF, small-signal equivalent circuits are used and a few approximations are made. The first approximation relates to the noise coupled onto nodes VI and V2, from Fig. 1 . In order to determine the amount of noise coupled fiom the supply to both VI and V2, branch 2 is analyzed with branch 1 and 3 removed. The low frequency small-signal equivalent circuit of branch 2 is shown in Fig. 2. MS and & are both diode-connected transistors; therefore, their small-signal equivalent reduces to a resistor with a value of l/gm. Since this approximation is made for low frequencies, it is assumed that the gate of M2 is at ac ground. Equations (4) and ( 5 ) represent the gain of the PSN ( v , ) to nodes VI and V2, respectively. When real values for the small-signal parameters are substituted in, both expressions where x = rO2+g,,,go2R+R
reduce to approximately 1. In other words, noise on the power supply ( v , ) couples directly to nodes VI and V2 in its entirety. This result was obtained for low frequencies, hut simulations indicate that this approximation is also valid for high frequencies. This allows branch 3 to he analyzed independently from the rest of the circuit. By isolating branch 3 and using the low frequency approximation at VI and V2, a simpler small-signal model can he used. Fig. 3 shows the approximate small-signal equivalent circuit of branch 3. Through simulations in SPICE and calculations in Matlah, it was determined that the most significant contributions come fiom the drain to bulk and source to hulk junction capacitances. The effect of the gate to source and gate to drain capacitances on the overall transfer function is negligible. Equation (6) Fig. 4 compares the actual noise gain from a circuit simulation and the predicted gain from the model. In order to more accurately predict the noise attenuation, a scaling factor (a) between 2 and 3 is inserted in front of the parasitic capacitance in the model. Fig. 4 shows the difference in the model with and without the scaling factor.
!O
When observed at lower frequencies, (6) reduces to (7). Equation (7) is obtained by assuming w = 0 in (6).
(7)
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B. Analysis of Model
The purpose of deriving the models in (6) and (7) was to provide a mathematical expression to aid in the identification of those transistor parameters which have the biggest impact on PSN rejection. From (7), it can he concluded that increasing channel length will improve noise rejection at low frequencies. Increasing channel length and maintaining a constant aspect ratio however, results in an increase in the associated transistor parasitic capacitances. In particular, the drain to bulk and source to bulk capacitances will increase; hence, there will he a shift in the poles and zeros of the full noise model from (6). There is an obvious tradeoff between channel length and noise suppression. Fig. 5 shows the noise gain from lOHz to 5GHz for increasing channel lengths.
Aspect ratios were maintained constant for all transistors as channel lengths were increased.
As predicted from (7), low frequency noise rejection improves as channel length increases; however, increasing the channel length degrades the noise rejection in the range lOkHz to 1OOMHz. This can be attributed to the shiftimg of the zero to the left due to an increase in the associated parasitic capacitance. Beyond lOOMHz there is no significant improvement in the noise rejection as channel length is varied. Noise below lOOMHz can be suppressed by off-chip decoupling capacitors [2] . Noise beyond lOOMHz however, has a higher probability of being encountered on-chip. A solution to improve high frequency noise rejection is presented in the following section.
C. Improving Noise Rejection Performance
Observing (6), it is apparent that changing the capacitance at VmF can shift the pole location. Moving the pole to the left will result in an improvement in high frequency noise rejection. This can be achieved by inserting a capacitance to ground at V , .
At this point, one might argue that a capacitor can, be placed on VDD rather than at VnEF and would serve the same purpose. The reason for not exploring this option for reducing PSN is hecause a large capacitor would be needed to reduce the noise directly at VnD. By placing a capacitor at V, , instead, a small capacitor can achieve the same PSN rejection as placing a large capacitor at VDD.
Capacitances in the range 0.5pF to 2.5pF provide a significant improvement in high frequency noise rejection. On-chip metal-insulated-metal capacitors can easily be used to produce capacitances of this order. Fig. 6 shows the improvement in noise rejection as the capacitance at VEF is increased. Adding a 1pF capacitor at V , , provides approximately -18dB of attenuation at 2GH2, whereas before there was almost no noise rejection. Fig. 5 shows that a channel length of 0.4Spm provides a good tradeoff between noise rejection at low frequencies and noise rejection in the 
rv. TECHNOLOGY SCALING
As the semiconductor roadmap indicates, supply voltages will continue to reduce while transistors dimensions are scaled [3] . PSN will become an increased problem for circuit and package designers as noise margins shrink and more circuits are combined in a single chip. In order for a circuit to he reused in a future technology node, it must maintain an acceptable amount of noise rejection. Degradation of the noise rejection would result in expensive redesigns or require additional power supply decoupling capacitors.
Since channel length modulation coefficients increase with newer process technologies, one would assume that at low frequencies noise rejection would improve. Also, since parasitic capacitances are smaller, it would be expected that the location of the poles and zeros would move to the right; hence, providing a larger frequency range where noise is rejected. Table 1 compares the actual noise gain at various frequencies for the 0 . 1 8 p and 0 . 2 5~ processes. Aspect ratios and bias currents were maintained constant across technologies.
It is evident that for this particular voltage reference, when no capacitance is included, PSN rejection is similar for both technologies. Not evident from table 1 however, is that the circuit using the 0.18pm process requires a smaller capacitance at VmF to improve high frequency noise rejection. To achieve the same high frequency noise rejection figure, a larger capacitance is needed in the 0 . 2 5~ process. For example, to obtain a gain of -22dEi at 2GHz, the circuit in the 0.25um process requires approximately 2pF of capacitance, whereas the 0.18um process requires only 1pF.
V. CONCLUSION With increasing levels of integration, controlling PSN will hecome a major design effort for both package and circuit designers. The .current design method involves placing decoupling capacitors on the package and on-chip to reduce noise levels. However, the number of decoupliig capacitors is overestimated for the purpose of ensuring signal integrity. Study of the mechanism that affect the PSN in standard circuits is imperative for efficient decoupling solutions, saving valuable silicon space.
In this paper, the PSN sensitivity of a voltage reference was analyzed. It was determined that there exists a tradeoff between low and high frequency noise rejection and channel length. Also, by adding an on-chip capacitor, high frequency noise rejection can he improved. Comparison of two successive technology nodes indicates that PSN coupling trends and rejection solutions remain consistent for both technologies. On-chip decoupling in the 0.18um process shows that noise rejection can be achieved with even less area in future processes.
